Abstract-A background self-calibration technique is proposed that can correct both linear and nonlinear errors in the interstage amplifiers of pipeline and algorithmic analog-to-digital converters (ADCs). Stage redundancy in a pipeline architecture is exploited to measure gain errors that are corrected using digital post-processing. The proposed technique allows faster convergence and has less dependence on input signal statistics than a similar technique described by Murmann and Boser. Simulation results are presented for a 12-bit pipelined ADC architecture, similar to that described by Murmann and Boser, using nonideal interstage residue amplifiers. With calibration, the simulations show a signal-to-noise-and-distortion-ratio performance of 72 dB and a spurious-free dynamic range performance of 112 dB, with calibration tracking time constants of approximately 8 10 5 sample periods, which is over ten times faster than that reported by Murmann and Boser at a similar performance level.
I. INTRODUCTION
A N analog-to-digital converter (ADC) compares an input sample to a reference voltage to generate a digital approximation of the normalized input . In general, the output of an ideal -bit ADC with input range is with (1) where each is binary with a value of or , and is the quantization error.
A pipelined ADC is shown in Fig. 1 . All signals are normalized to so the input range is 1 1 . The input sampleand-hold amplifier (SHA) generates a sample of the normalized input signal . The analog-to-digital sub-converter (ADSC) generates an -level digital estimation of by comparing it to a set of threshold levels. Using a digital-to-analog sub-converter (DASC), this digital word is then converted to an analog signal that is subtracted from to form the residue . The residue is then multiplied by the interstage gain to produce , which is converted to digital form by a back-end ADC (ADBE) such that , as in (1) .
Manuscript received October 9, 2003 ; revised May 13, 2004 . Assuming an ideal DASC with gain of one, the ADC output is calculated by (2) Since any errors in the backend ADC are attenuated by the factor , the noise and linearity requirements of the backend ADC are reduced by this factor.
In a classical pipeline architecture, the gain is chosen to be a power of two to simplify the digital implementation of (2) . In order to prevent from exceeding the input range of the backend ADC, the magnitude of the residue must be less than . Even with an optimal spacing of ADSC and DASC levels, this requires that . For example, with , the ADSC and DASC must have at least 2-bit resolution . In practice, due to errors in the ADSC and offsets present in the stage, over-range is still possible so a value of is often used. This choice allows large ADSC offsets without affecting converter linearity and is referred to as redundancy with digital correction [2] . When this redundancy is present, the linearity of the ADC transfer function can be independent of large errors in the ADSC thresholds. The primary remaining sources of linearity error are errors in the interstage amplifier and nonlinearity in the DASC. DASC nonlinearity results from the DASC voltage deviating from the ideal voltage . In a switched-capacitor implementation, this is primarily due to capacitor mismatch, which can be measured and corrected in the digital domain [3] . Methods to measure and correct for interstage gain errors are discussed in the remainder of this paper. This paper is organized as follows. Section II describes methods of digitally correcting for interstage gain errors. Section III describes the sources of such gain errors and how they can be modeled. Sections IV and V describe the proposed algorithm for correcting both gain errors and nonlinearity in the interstage amplifiers. Section VI shows how this technique can be extended to multiple stages, while Sections VII and VIII describe an example implementation and simulation results.
II. INTERSTAGE GAIN CALIBRATION
Self-calibration techniques for interstage gain error can use either analog or digital correction. In general, analog techniques [4] add circuit complexity and analog hardware and may require additional clock phases, which can limit the conversion speed.
Digital calibration techniques perform signal processing on the output word of the ADC to correct any errors. General techniques such as code error calibration [5] estimate the ADC error for any output word and store it in a random access memory (RAM) table. This stored error estimate is then used to correct the ADC output. Another digital technique [6] allows the residue gain to remain inaccurate, but measures it and uses the estimated value of to calculate the correct output word. While this technique does not require additional analog complexity, it increases the digital complexity in the computation of the output word as the gain estimate is typically not a power of two. However, the cost of digital circuits is decreasing in state-of-the-art process technologies because of scaling. One way to implement this correction [6] is to compute (3) This correction is relatively easy to implement digitally as the gain estimate is multiplied only by , which is binary in [6] . Note that when , the output , where is the value of in (2). However, this gain error is tolerable in many applications such as digital communications where the ADC is preceded by an automatic gain control (AGC) amplifier that can compensate for ADC gain. Another version of this correction algorithm [7] computes (4) where is an estimate of . While this method does not result in an ADC gain error, the multiplication of by is more complicated to implement as is usually represented by many bits. Since is no longer accurately controlled, some redundancy is required in the stage to prevent over-range when is larger than nominal, i.e., is required. In [6] , this was accomplished by using a nominal gain of slightly less than two in a stage with one comparator . While digital calibration techniques allow relatively large interstage gain errors to be corrected, conventional techniques require the operation of the ADC to be interrupted to measure , i.e., the gain measurement must be done in the foreground [6] . While this can be accomplished at startup, periodic re-calibration during operation is desirable as the gain may drift due to temperature and power-supply changes. In many applications, interruption of the ADC to perform this re-calibration may not be tolerable so background calibration is required. To address this issue, a conversion sample was occasionally skipped in [8] , and that sample time was used to perform the measurement of . An estimate of the missing sample was generated using a digital interpolation filter. This interpolation limits the allowable input signal frequencies to less than , where is the sampling rate, and results in significantly increased digital complexity. In [7] , a queue of two SHAs was used to generate time slots for the interstage gain to be measured. The queue samples the input at a slightly lower rate than the conversion rate so the ADC occasionally has a chance to digitize a calibration sample that did not come through the queue. However, the addition of the queue adds analog complexity and power consumption and may have implementation difficulties due to the use of two clocks of slightly different frequency on the same integrated circuit [9] . An interstage gain measurement technique that does not require interruption of the ADC was described in [10] . This technique was applied to a 1.5-bit/stage architecture with DASC levels of and . Using nominal threshold levels of with this architecture allows ADSC offset of up to to be corrected [11] . A randomly modulated calibration signal of magnitude was added to the DASC output and its effect measured by correlating the ADC output with the same modulation sequence. If the amplitude of the calibration signal is known, then the magnitude of the gain can be estimated. Due to the large amount of redundancy in this architecture, the calibration signal could be added without over-ranging the backend ADC, although the correctable range of ADSC offsets was reduced to . In [10] , correction for the interstage gain error was achieved by altering the analog reference voltage applied to the backend ADC. In [12] , a similar technique was proposed to estimate gain error, but digital correction, as in [6] , was proposed. A limitation of the technique described in [10] is that the accuracy of the gain estimate depends on accurately measuring the amplitude of the calibration signal. In [10] , the amplitude of this signal was measured using an additional slow-but-accurate ADC, which greatly increased the analog complexity of the implementation. In [12] , this problem was solved by using the DASC to generate the calibration signal. However, this solution requires a higher resolution DASC to be used, which increases circuit complexity.
A possible alternative, mentioned in [12] , is to apply a calibration signal before the ADSC. This is equivalent to adding offset to the slicer levels of the ADSC. An application of this technique was described in [13] as a method to measure interstage gain errors in a pipelined ADC with a 1.5-bit/stage architecture. A variation on this technique was implemented in [1] to measure the gain and nonlinearity of an open-loop interstage amplifier used in a multibit pipelined stage. The remainder of this paper describes an interstage gain measurement technique based on this approach, leading to a digital calibration algorithm that can correct for both gain errors and nonlinearity in the interstage amplifier with a reduced dependence on input signal statistics when compared to [1] .
III. SOURCES OF INTERSTAGE GAIN ERRORS
When digital correction for interstage gain errors is performed using (3) or (4), the stage input can be calculated in terms of the stage output code and the backend ADC output code . If the DASC output is , where is the DASC gain, the input of a pipeline stage is (5) where is the residue amplifier gain and is the stage output voltage. The residue amplifier can be implemented in circuit form using either an open-or closed-loop architecture. Fig. 2(a) shows a simplified circuit implementation of a pipeline stage using an open-loop amplifier [1] . This circuit is shown in single-ended form for simplicity. In practice, a differential circuit would be used. This switched-capacitor circuit is controlled by two nonoverlapping clocks and . During phase 1 (when is high), the input is sampled onto the capacitor . During phase 2 (when is high), the DASC output is applied to the left-hand side of the capacitor, causing the residue , attenuated due to the parasitic capacitor , to be applied to an open-loop amplifier with gain . The output voltage could then be sampled at the end of phase 2. The input is (6) Note that the residue amplifier gain in this case is . This gain depends on circuit parameters and , which may vary with the signal level and are difficult to control in practice.
To address the problems present in an open-loop implementation, the residue amplifier is usually implemented using a highgain operational amplifier (op amp) with a feedback network consisting of capacitors and switches. An example of such a closed-loop stage is shown in Fig. 2(b) . Here, the input is sampled onto during phase 1, while is reset. During phase 2, is applied to the input causing charge to transfer to . The input in this case is (7) If the op-amp gain , the residue gain is , which depends only on capacitor matching.
Another closed-loop architecture [14] is shown in Fig. 2 (c). Here, is sampled onto both and during phase 1. During phase 2, is connected to the output, while the DASC output is applied to , causing charge transfer to , resulting in an effective residue gain of when . This circuit has the following expression for :
The DASC is generally implemented with a gain in this case, resulting in an effective DASC gain of approximately when put in the general form of (5). The residue gain of both closed-loop architectures depends on both capacitor matching and op-amp gain. Capacitor matching beyond a 12-bit level is possible in a CMOS process [15] . However, high-gain high-speed op amps are difficult to design in a modern CMOS process because the reduced supply voltage limits available headroom, which, in turn, limits the gain that can be achieved from a single-stage op amp. While multistage op amps can achieve the necessary open-loop gain, they require compensation to ensure stability when used in a feedback configuration [16] and are generally slower than a single-stage op amp for a given bias current. Therefore, single-stage op amps are preferred for high-speed low-power applications. Limited op-amp gain results in closed-loop gain errors and reduced suppression of op amp nonlinearity.
In high-speed applications where the allowed settling time is small, incomplete settling can occur and can be considered as a gain error. While this gain error can be considered to be constant when the settling behaves linearly, limited slew rate in the residue amplifier can cause this gain error to vary with the signal amplitude and, thus, result in a nonlinear effect. While amplifiers with high slew rate can be used to reduce this problem [17] , they generally increase static power consumption or dynamically alter the amplifier bias current, which can lead to increased power supply noise. Note that (6)- (8) can be written in the general form of (5), which can be rewritten in the form (9) where is the normalized input, is the effective input gain, and is the effective residue gain. A block diagram corresponding to (9) is shown in Fig. 3 . Comparing (9) to (2), and assuming an ideal backend ADC such that , the ideal ADC output is , which will have a gain error when compared to the actual input sample if . In (6)- (8), the input gain depends primarily on capacitor mismatch and, thus, does not vary substantially during operation. Hence, a small constant ADC gain error, which is tolerable in most applications, will result.
IV. INTERSTAGE GAIN ESTIMATION
Consider a first pipeline stage, as shown in Fig. 1 and modeled as in Fig. 3 . If the backend ADC is ideal, then, from (9), . Thus, if (4) is used to generate the output word, then (10) where (11) is the relative error in the estimate of . The ideal output code occurs when . Note that the error in due to will depend on the DASC input . This means that if is changed for a given sample , the digital output will change by an amount proportional to .
In order to use this property to measure in the background, one of at least two DASC levels must be allowed for a given input without overloading the backend ADC. In general, this requires DASC levels. Consider two such levels and where the choice as to which value to use depends on the value of . The value of can be expressed as (12) where and . An example residue plot is shown in Fig. 4 for a stage with gain and DASC levels. ADSC comparators with thresholds at divide into four ranges where correspond to the centers of these ranges and . In [10] , a calibration signal was added to the DASC output to measure the gain error. Equation (12) can be considered equivalent to this technique, where corresponds to the calibration signal and corresponds to the DASC output.
Substituting (12) into (10) gives (13) If is a random sequence uncorrelated with the ADC input, then correlating with will give an estimate of , as was described in [10] , [12] , and [13] . The following analysis shows how this technique can be extended to the architecture used here. Consider the signal defined as (14) Combining (13) and (14) gives (15) This can be written in the general form (16) where (17) and (18) are both uncorrelated with . From (16) , multiplying by gives (19) If is a pseudorandom (PR) sequence with zero mean that is uncorrelated with , then the term in (19) will have zero mean so . Hence, from (11) and (18), is proportional to . Therefore, can be considered as a noisy estimate of the error in the coefficient and used to adjust closer to its correct value of . The update algorithm for using this approach is (20) where determines the tracking rate and steady-state error in . In the case of a 1.5-bit/stage pipelined ADC, this is essentially the same as the algorithm proposed in [13] . A small value of is needed to minimize the steady-state deviation of due to signal-dependent interference from the term in (19) . This small will limit the rate at which can track variations in . A technique similar to that described above was proposed in [1] to measure the gain error of an open-loop interstage amplifier. There, counters were used to measure the difference between the cumulative distribution function (CDF) of for and at a specific point. A single counter measures the CDF at a given corresponding to the residue curve, while an array of counters measures the CDF around the corresponding value of on the residue plot. By finding the counter in this array with the CDF that most closely matches that of the single counter on the residue curve, the distance between the two residue curves can be estimated as shown in Fig. 4 and, hence, the interstage gain can be measured. Only those input samples that produced a backend ADC code corresponding to this single point on both residue curves provide any information on gain error. Hence, this technique only obtains gain error information for a small subset of possible input samples and, thus, the convergence and tracking rates of this implementation are dependent on the statistics of the input signal. In an extreme case where the input signal statistics are such that these samples do not appear, no adaptation can be performed. While this could be avoided by increasing the number of counters to cover all codes of , this is expensive, as the required number of counters increases exponentially with the backend ADC resolution. In contrast, the calibration algorithm in (20) will provide an equal amount of gain error information for any input sample for which one of two redundant DASC levels can be used. Hence, the convergence and tracking behavior is independent of the input signal statistics in this case.
An additional problem with the approach in [1] is that the number of counters in the array covering covers a very limited range of possible distances between the residue curves. This limits the amount of interstage gain inaccuracy for which the method can correct. In addition, if the resolution of the backend ADC is increased without an increase in the accuracy of the first-stage residue amplifier, an increased number of counters will be needed to allow the same degree of inaccuracy in the interstage gain while measuring it to the increased precision required. The calibration algorithm in (20) does not suffer from this problem and can, in theory, measure the interstage gain regardless of inaccuracy so long as the gain does not become large enough to overload the backend ADC.
V. NONLINEAR INTERSTAGE AMPLIFIER CALIBRATION
While the proposed technique can correct for errors in the gain where is constant, nonlinearity in the interstage am- plifier (where the gain varies with signal level) can often limit performance and is not corrected using this technique. Due to reduced headroom in modern CMOS processes, op-amp gain can vary significantly with signal level. This, combined with reduced nominal op-amp gain and signal-dependent settling due to slew-rate limiting, can result in significant signal dependence in the closed-loop gain [18] . Since the circuit implementation of a typical pipeline stage is fully differential, even-order nonlinear terms in the amplifier transfer function are mostly canceled, and the dominant source of nonlinearity comes from odd-order nonlinearities. Uncanceled even-order nonlinearity is dominated by dc offset in the stage and backend ADC, which can be removed using chopping techniques [19] , [20] . The appropriate model for amplifier nonlinearity depends on the type of interstage amplifier used (see Section III). One possible model includes a third-order nonlinear term in the amplifier transfer function. Thus, (9) becomes (21) where determines the magnitude of the third-order term. A block diagram corresponding to (21) is shown in Fig. 5 . If the amplifier is only weakly nonlinear, as is often the case, then (21) will be a reasonably accurate model [1] , [18] . However, if the amplifier is strongly nonlinear, a more complex model including higher order powers of may be required. The digital correction described in (4) is now modified to correct for this third-order nonlinearity giving (22) where is an estimate of . Assuming an ideal backend ADC so , (21) can be rewritten as 
where is defined in (11) . This equation shows that the error in due to an incorrect estimate of results in an error proportional to . Assume that , which is true when the nonlinearity is small. Then 
is proportional to the error in the estimate of . Multiplying by gives
As in Section IV, if has zero mean and is uncorrelated with . Comparing (32) to the corresponding result (19) in Section IV, the major difference is that now depends on the signal . From (30), the component of due to varies with , while the component of due to is independent of . Hence, by comparing for samples where is small to those where is large, the error in the estimate of can be deduced independently of errors in . In [1] , an estimate of was obtained by comparing the variation of the CDF of when at two points, one where and another where . An advantage of that approach is that the component of due to is the same at both of these points and so can be canceled, giving an estimate of that is effectively independent of . However, as described in Section IV, reliance on specific backend codes occurring in order to estimate the interstage gain increases the signal dependence of the convergence and tracking speed. Here, a method of extracting the nonlinearity information that does not rely on specific backend codes occurring is presented.
From (30), since the component of is correlated with , we can generate an estimate of by calculating the covariance of and . The covariance of and is
Hence, using (32), and assuming that has zero mean and is uncorrelated with ,
Combining (34) and (30) gives (35) where (36) is the variance of , which is always . Hence, from (35), is proportional to and, therefore, from (31), can be used as an estimate of the error in the estimate of . Unfortunately, the value of is not available during normal operation, as it requires exact knowledge of the input signal . One possibility is to use as a substitute for as . However, care must be taken as contains components involving and . Consider using to estimate . From (33),
Consider the two terms and in (37) separately. Repeating assumptions for used in (34), and using (28)- (30) gives (38) where terms containing products and higher order powers of and are ignored for the approximate result, which is valid when both have magnitudes , i.e., when the errors in the estimates of and are small. Similarly,
under the same approximating condition. Comparing (38) and (39) to the corresponding terms in (34) shows an additional factor of three in (38). Hence, a factor of three must be applied to the term in (37) to give an estimate of . This modified version of is (40) Substituting (38) and (39) into (40) and using (30) gives
Hence, is proportional to and, therefore, from (31), can be used as an estimate of the error in the estimate of . Implementation requires estimating the expected values of and over a large number of samples using
and then calculating an estimate of (40) using
This result is then used to update the coefficient every samples using the update equation (44) where is a constant that is chosen as a compromise between tracking speed and steady-state error. Unlike the scheme in [1] , the estimate in (43) does not rely on specific input samples to occur in order to obtain an estimate of the error in . However, unlike in Section IV, a dc input signal will not allow convergence to the correct value of , as in this case, . In general, the greater the variation in and, hence, the larger , the more information regarding amplifier nonlinearity is present and, hence, the faster the convergence and tracking rates will be.
VI. NONIDEAL BACKEND ADC EFFECTS

A. Sources of Backend ADC Errors
In the previous analysis, an ideal backend ADC was assumed where . In any real implementation, the backend ADC will suffer from nonidealities such that (45) where is the backend ADC error. This error consists of the following components.
1) Thermal noise: This is uncorrelated to the input signal and the PR sequence and, hence, will not affect the convergence or accuracy of the calibration algorithm in Section IV. 2) Quantization error: For a given input sample , the quantization error of the backend ADC will be different for , as changes the first-stage DASC output and, hence, the backend ADC input. This may result in slight misconvergence of the gain calibration if the input signal is constant. However, in most applications, the input signal is changing, which will effectively dither the quantization error. Also, if the thermal noise of the ADC is comparable to or greater than the quantization error, this will also provide dither. In either of these circumstances, the correlation of quantization error to will be greatly reduced and may be neglected. 3) Constant gain errors: Constant gain error results in an effective gain in the backend ADC. For the purpose of calibration, this can be combined with the gain of the residue amplifier , yielding an effective residue gain . The calibration algorithm will correct for this gain error, removing any nonlinearity that would otherwise result. 4) Offset: In the presence of a linear interstage gain , static offset in the backend ADC can be referred to the input offset of the ADC by . Although most applications are insensitive to such offset, the nonlinearity correction in (22) assumes that the nonlinearity error is an odd function of . In the presence of offsets, this will no longer be true, even if the assumption that the error is an odd function of is valid. In order to overcome this problem, the offset of the backend ADC could be measured and removed using chopping and digital correction [19] , [20] . 5) Linearity errors: Linearity errors in the backend ADC can be divided into integral nonlinearity (INL) and differential nonlinearity (DNL). INL error can be considered as a continuous nonlinearity in the backend ADC transfer function and can be combined with nonlinearity in the residue amplifier , as was described for constant gain above. In this way, odd-order INL in the backend ADC will be partially corrected using the amplifier nonlinearity correction described in Section V. Hence, amplifier nonlinearity correction for a single stage can relax the INL requirements of the backend ADC [18] . DNL errors, however, depend on the residue in a similar way to backend quantization errors and, thus, cause a component of that is correlated with , but is not correctable using the calibration described above. This will cause errors in the converged values of the interstage gain calibration variables and that will depend on the input signal statistics.
B. Correction of Backend ADC Linearity Errors
DNL errors in the backend ADC depend on the structure used. In many implementations [11] , the backend ADC consists of several pipeline stages similar to the first stage, followed by a flash ADC as the final stage, as shown in Fig. 6 . These stages generate the digital outputs , which are combined to form the ADC output using
The primary sources of backend linearity errors in this case are DASC nonlinearity and interstage gain errors. DASC nonlinearity can be avoided by using single-bit stages, which are ideally linear, or by calibrating the DASCs, as described in [3] . Nonlinearity due to interstage gain error can be removed by extending the calibration technique described in Sections IV and V to multiple stages. Fig. 7 shows the first two such stages modeled as described in Section III. Each stage input gain can be combined with the interstage gain of the previous stage , leading to the equivalent structure shown in Fig. 7 , where is the effective interstage gain. As an example of how the calibration technique described earlier can be applied to multiple stages, consider the interstage gain . This gain can be calibrated in exactly the same manner as by ignoring stage 1 and considering the remaining stages as a separate ADC with input . The DASC decision is altered using a PR sequence as follows: (47) The output of this backend ADC can then be corrected as described in Sections IV and V, and the corrected output used as to calculate the ADC output including stage 1. This technique can be applied recursively to as many stages as necessary. Note that extending the calibration to the second stage requires that the output of the first stage is uncorrelated with . This means that must be uncorrelated with the PR sequence used to calibrate the first stage. In order to avoid needing a separate PR generator for each stage, one solution is to make a time-delayed version of , i.e.,
If the PR sequence is spectrally white, as is generally the case, then adjacent samples of are uncorrelated with each other and, thus, the random numbers and used for the first two stages for a given input sample will also be uncorrelated as required.
VII. EXAMPLE IMPLEMENTATION
The above technique can be applied to a variety of pipeline architectures. In order to compare the calibration algorithm developed here with that described in [1] , an example implementation is used that is similar to the 12-bit pipeline ADC described in [1] . In order to focus on errors due to interstage gain errors and nonlinearity, other error sources such as DASC mismatch and SHA nonideality are ignored, as in [1] .
A block diagram of the system architecture is shown in Fig. 8 . Both linear gain calibration and nonlinearity calibration is performed on the first stage, which is similar to the first stage in [1] . This stage has a nominal gain , 17 DASC levels, and 15 ADSC levels. The full bit of redundancy in this stage is used for the interstage gain calibration, as described in Sections IV and V, and the effective range of the backend ADC is extended to allow for correction of ADSC offsets, as in [1] . This implementation relies on capacitor matching to achieve the necessary linearity of the multibit DASC. In order to obtain resolutions of more than 12 bits with that architecture, calibration of the DASC would be required [3] .
The remaining pipeline stages are 1.5-bit stages with nominal gains . While the large gain of the first stage reduces the effect of errors in these later stages, reduced op-amp gain and capacitor mismatch may make errors in the interstage gains of these 1.5-bit stages a limiting factor in the performance of the ADC when calibration is performed only on the first stage. For this reason, linear gain calibration, as described in Section IV, is performed on the first of the backend 1.5-bit stages.
As was shown in Fig. 4 , in order to have two possible DASC levels for every input sample without overloading a stage of nominal gain , five DASC levels are required. These additional DASC levels result in increased circuit complexity and may result in errors due to DASC mismatch. In order to perform gain calibration using only a three-level DASC, which is ideally linear from a differential standpoint (apart from offset) when implemented in a fully differential circuit, the redundancy range must be limited to only a subset of the stage input signal. In a conventional 1.5-bit/stage converter, the nominal threshold levels are . For this technique, four thresholds, one pair at and another at are used. The resulting residue plots are shown in Fig. 9 for a gain and . This leaves for redundancy to allow ADSC offsets to be corrected. In this case, and . In the regions centered around , two possible thresholds can be used depending on the value of so background calibration of the interstage amplifier can be performed as described in Section IV for input samples in these ranges. This is the calibrated stage architecture that was proposed in [13] . The amplifier nonlinearity correction, as described in Section V, can also be applied to this architecture, although the limited calibration range corresponds to samples where is small so the tracking and convergence rate is reduced when compared to using a full bit of redundancy, as described in Section V. For this reason, and in order to compare the algorithm described here with that in [1] , this architecture is only used for later stages, while a full bit of redundancy is used for the first stage.
In [21] , a similar technique was used to dither the error due to interstage gain error. Since a portion of the ADC linearity error due to interstage gain error is modulated by throughout the spectrum instead of appearing as spurious tones, the spurious free dynamic range (SFDR) of the ADC was improved. The error was not removed in this case though, so the signal-tonoise-and-distortion ratio (SNDR) and, hence, the effective resolution of the converter were not improved.
In [21] , the alternating DASC output was achieved by alternating ADSC thresholds between and . In order to apply the calibration technique in Section IV, it is necessary to know when input samples lie outside of the ranges shown in Fig. 9 , as these will not contribute any calibration information about interstage gain error and, hence, must be ignored. If this is not done, a large proportion of samples outside of these calibration ranges can cause the value of to drift from its correct value. Hence, instead of using two comparators with switched thresholds, four comparators with fixed thresholds are proposed. When the input sample lies within the calibration ranges, the DASC level is chosen according to the random number , and the calibration algorithm described in Section IV is applied to correct for errors in the interstage gain of the stage. The linear gain calibration logic can be implemented by using a background multiplier to generate a lookup table [7] . This requires a high-resolution adder for each pipeline stage. The nonlinearity calibration of the first stage requires several multipliers that must operate at the data rate.
VIII. SIMULATION RESULTS
Simulations were performed for the pipelined ADC shown in Fig. 8 . The first stage has a linear gain error of 2% and third-order nonlinearity corresponding to a gain compression of 5% at full scale. The first four of the remaining 9 1.5-bit stages comprising the 12-bit converter were modeled with a nominal linear gain reduction randomly chosen in the 2%-4% range for each stage. While calibration was performed with high precision, the output was truncated to the required 12-bit level. All linear calibration coefficients were initialized to , where is the nominal gain of the stage, while the first stage nonlinearity coefficient was initialized to
. A full-scale sinusoid at low frequency was the test input. Further simulations were performed with two additional 1.5-bit stages in order to demonstrate 14-bit performance levels. In this case, the calibration output was truncated to 14 bits. Simulations were performed with both interstage gain and nonlinearity calibration enabled and with interstage gain calibration only. Fig. 10 shows the converter SNDR variation over time during initial convergence of the calibration algorithms. For the 12-bit converter with both interstage gain and nonlinearity correction, the SNDR reaches 72 dB after approximately 4 10 samples. For a high-speed converter running at 75 MSamples/s (MS/s), this would take 53 ms. Note that the initial values for the coefficients are their nominal levels for an ideal residue amplifier. Convergence time could be reduced by setting these coefficients closer to those expected for the nonideal residue amplifier used here. In steady state, the SNDR fluctuates from 71.5 to 72.5 dB due to steady-state variation of the calibration coefficients. Results are also shown for the 12-bit converter without nonlinearity calibration. The interstage amplifier nonlinearity limits the SNDR in this case to 58 dB. Simulation results are also shown in Fig. 10 for the 14-bit converter. To avoid coefficient variation limiting performance, the steady-state variation of the coefficients in (20) and (44) must be decreased by 6 dB for each additional bit of required resolution. This can be achieved by reducing the factors and by a factor of four for each additional bit of required resolution. For the 14-bit converter, the values of and were reduced by a factor of 16 compared to the 12-bit case to reduce coefficient variation and allow 14-bit performance. This reduction in and causes the calibration time constants to increase by a factor of 16 and, hence, the convergence time to reach steady-state SNDR increases to 8 10 samples. This corresponds to 1067 ms at 75 MS/s, which is much slower than the 12-bit case. After convergence, the SNDR varies from 83.4 to 84.6 dB due to variation of the calibration coefficients. While reducing the values of and improves simulated results, the performance of the ADC will be limited by the matching of the residue amplifier transfer function to the model in (21) in practice. For higher resolutions than 12 bits, a more complex model may be required. In addition, effects that are not corrected by the calibration will likely limit the performance at higher resolutions. Fig. 11 shows the convergence of the coefficients and for the 12-bit converter. Convergence is reached after approximately 4 10 conversion samples. The chosen values of and result in time constants of approximately 8 10 conversion samples for the tracking of both and . At a conversion rate of 75 MS/s, this corresponds to a time constant of approximately 11 ms. This is an order of magnitude faster than the 100-200 ms reported in [1] . While performance at higher than 12-bit level requires that the values of and be reduced, increasing the calibration time constants, this is also the case for the calibration described in [1] .
Figs. 12 and 13 show the DNL and INL, respectively, of the 12-bit converter without calibration, with interstage gain calibration only, and with both interstage gain and nonlinearity calibration enabled. With interstage gain calibration only, the peak DNL is relatively unchanged at 0.7 least significant bit (LSB), while the peak INL is reduced from over 20 to 5 LSB. The low DNL even without calibration stems from the random switching of DASC levels in these measurements. With nonlinearity calibration added, the peak DNL is less than 0.25 LSB, and the peak INL is less than 0.21 LSB at a 12-bit level. Fig. 14(a) shows the output spectrum for this ADC without calibration enabled, but with the random residue switching enabled. The SFDR in the uncalibrated case is approximately 62 dB, while the SNDR is only 44 dB, which corresponds to an effective number of bits (ENOB) of approximately seven. Fig. 14(b) shows the spectrum with only gain calibration applied. The tones have been reduced, and the SFDR is 73 dB. The noise floor has also been lowered, as nonlinearity errors spread throughout the spectrum in Fig. 14 are now removed. This yields an SNDR of approximately 58 dB. With the addition of nonlinearity calibration, the SFDR is increased to 112 dB and the SNDR to 72 dB. In practice, this performance would be limited by uncorrected circuit nonidealities, such as SHA and DASC nonlinearity. The simulated results are summarized in Table I and are similar to the measured performance reported for the 12-bit converter in [1] .
IX. CONCLUSION
A calibration algorithm has been described that corrects for interstage gain errors in a pipelined ADC. It has been shown that for highly nonideal residue amplifiers, significant improvement in ADC linearity is possible using this technique. When compared to the scheme presented in [1] , this calibration algorithm provides similar steady-state performance for an example 12-bit implementation, while having tracking and convergence rates that are over ten times faster. Simulation results show that the proposed calibration technique is also capable of achieving 14-bit performance as long as the model used for the interstage amplifier is sufficiently accurate.
